RISC-V

riscv.org/

RISC-V (pronounced “risk-five”)  is a free and open standard instruction set architecture (ISA) based on reduced instruction set computer (RISC) principles. Unlike proprietary ISAs such as x86 and ARM, RISC-V is described as “free and open” because its specifications are released under permissive open-source licenses and can be implemented without paying royalties. Wikipedia

RISC-V International about page:

RISC-V International is the global non-profit home of the open standard RISC-V Instruction Set Architecture (ISA), related specifications, and stakeholder community.

Modified:

#riscv

Notes mentioning this note